NC7S04 TinyLogic® HS Inverter

#### FAIRCHILD

SEMICONDUCTOR

## NC7S04 TinyLogic® HS Inverter

#### **General Description**

The NC7S04 is a single high performance CMOS Inverter. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad  $V_{CC}$  range. ESD protection diodes inherently guard both input and output with respect to the  $V_{CC}$  and GND rails. Three stages of gain between input and output assures high noise immunity and reduced sensitivity to input edge rate.

#### Features

■ Space saving SOT23 or SC70 5-lead package

June 1996

Revised August 2004

- Ultra small MicroPak<sup>™</sup> leadless package
- High Speed: t<sub>PD</sub> = 3 ns typ
- $\blacksquare$  Low Quiescent Power: I\_{CC} < 1  $\mu A$
- Balanced Output Drive: 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>
- Broad V<sub>CC</sub> Operating Range: 2V 6V
- Balanced Propagation Delays
- Specified for 3V operation

#### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7S04M5X	MA05B	7S04	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7S04P5X	MAA05A	S04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7S04L6X	MAC06A	AA	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

#### Logic Symbol

#### **Connection Diagrams**

NC 1

A 2

NC 1

A 2

GND 3

Pin Assignments for SC70 and SOT23

(Top View) Pad Assignments for MicroPak

(Top Thru View)


5 V<sub>CC</sub>

4

6 V<sub>CC</sub>

5 NC

4 Y



#### **Pin Descriptions**

Pin Names	Description
A	Input
Y	Output
NC	No Connect

#### Function Table

$=\overline{\mathbf{A}}$
Output
Y
Н
L

H = HIGH Logic Level L = LOW Logic Level

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
@V <sub>IN</sub> ≤ -0.5V	–20 mA
$@V_{IN} \ge V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>IN</sub> )	–0.5V to V <sub>CC</sub> +0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$@V_{OUT} \le -0.5V$	–20 mA
$@V_{OUT} \ge V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to V <sub>CC</sub> +0.5V
DC Output Source or Sink	
Current (I <sub>OUT</sub> )	±12.5 mA
DC V <sub>CC</sub> or Ground Current per	
Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±25 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T <sub>J</sub> )	150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	
SOT23-5	200 mW
SC70-5	150 mW

#### Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to 6.0V
Input Voltage (V <sub>IN</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
V <sub>CC</sub> @ 2.0V	0 to 1000 ns
V <sub>CC</sub> @ 3.0V	0 to 750 ns
V <sub>CC</sub> @ 4.5V	0 to 500 ns
V <sub>CC</sub> @ 6.0V	0 to 400 ns
Thermal Resistance ( $\theta_{JA}$ )	
SOT23-5	300°C/W
SC70-5	425°C/W

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications. Note 2: Unused inputs must be held HIGH or LOW. They may not float.


### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>		T <sub>A</sub> = +25°C	;	$T_A = -40^\circ$	C to +85°C	Units	Conditions
Symbol	Falameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
V <sub>IH</sub>	HIGH Level Input Voltage	2.0	1.50			1.50		V	
		3.0 - 6.0	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v	
V <sub>IL</sub>	LOW Level Input Voltage	2.0			0.50		0.50	V	
		3.0 - 6.0			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v	
V <sub>ОН</sub>	HIGH Level Output Voltage	2.0	1.90	2.0		1.90			
		3.0	2.90	3.0		2.90		v	$I_{OH} = -20 \ \mu A$
		4.5	4.40	4.5		4.40		v	$V_{IN} = V_{IL}$
		6.0	5.90	6.0		5.90			
									$V_{IN} = V_{IL}$
		3.0	2.68	2.85		2.63		V	$I_{OH} = -1.3 \text{ mA}$
		4.5	4.18	4.35		4.13		v	$I_{OH} = -2.0 \text{ mA}$
		6.0	5.68	5.85		5.63			$I_{OH} = -2.6 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	2.0		0.0	0.10		0.10		
		3.0		0.0	0.10		0.10	V	$I_{OL} = 20 \ \mu A$
		4.5		0.0	0.10		0.10	v	$V_{IN} = V_{IH}$
		6.0		0.0	0.10		0.10		
									$V_{IN} = V_{IH}$
		3.0		0.1	0.26		0.33	V	$I_{OL} = 1.3 \text{ mA}$
		4.5		0.1	0.26		0.33	v	$I_{OL} = 2.0 \text{ mA}$
		6.0		0.1	0.26		0.33		$I_{OL} = 2.6 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	6.0			±0.1		±1.0	μA	$V_{IN} = V_{CC}, GND$
I <sub>CC</sub>	Quiescent Supply Current	6.0			1.0		10.0	μA	$V_{IN} = V_{CC}, GND$

Cumhal	Parameter	V <sub>CC</sub>		$T_A = +25^{\circ}C$	;	$T_A = -40^\circ$	C to +85°C	Units	Conditions	Figure
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t <sub>PLH</sub> ,	Propagation Delay	5.0		3.0	15.0			ns	$C_L = 15 \text{ pF}$	
t <sub>PHL</sub>		2.0		18.0	100.0		125.0			1
		3.0		10.0	27.0		35.0		$C_L = 50 \text{ pF}$	Figures 1, 3
		4.5		7.0	20.0		25.0	ns		
		6.0		6.0	17.0		21.0			
t <sub>TLH</sub> ,	Output Transition Time	5.0		3.0	10.0			ns	$C_L = 15 \text{ pF}$	
t <sub>THL</sub>		2.0		25.0	125.0		155.0			
		3.0		16.0	35.0		45.0	ns	C <sub>L</sub> = 50 pF	Figures
		4.5		11.0	25.0		31.0	115	CL = 50 pr	1, 3
		6.0		9.0	21.0		26.0			
C <sub>IN</sub>	Input Capacitance	Open		2.0	10.0		10.0	pF		1
C <sub>PD</sub>	Power Dissipation Capacitance	5.0		6.0				pF	(Note 3)	Figure 2

(Note 3) issipation Capacita **Note 3:**  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} static).$ 


### AC Loading and Waveforms






# Tape and Reel Specification TAPE FORMAT FOR SOT23, SC70

TAFE FORMAT FOR	30123, 3070			
Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed






$\bigwedge$	
$\square$	R 1.181 MIN. [30]
1	

T i

Г


BEND RADIUS NOT TO SCALE


SC70-5 8 mm (2.35) (2.45) (3.5 ± 0.10) (1.35 ± 0.10) (4) (8 ± 0.1)	Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
(2.35) (2.45) (3.5 ± 0.10) (1.35 ± 0.10) (4) (8± 0.1)   SOT23-5 8 mm 0.130 0.130 0.138 ± 0.002 0.055 ± 0.004 0.157 0.315 ± 0.012	8070 F	8 mm	0.093	0.096	$0.138\pm0.004$	$0.053\pm0.004$	0.157	$0.315 \pm 0.004$
SOT23-5 8 mm I I I I I I I I I I I I I I I I I	3070-5	0 11111	(2.35)	(2.45)	$(3.5\pm0.10)$	$(1.35\pm0.10)$	(4)	(8 ± 0.1)
$(3.3) \qquad (3.5 \pm 0.05) \qquad (1.4 \pm 0.11) \qquad (4) \qquad (8 \pm 0.3)$	SOT22 5	8 mm	0.130	0.130	$0.138 \pm 0.002$	$0.055\pm0.004$	0.157	0.315 ± 0.012
	30123-3	0 11111	(3.3)	(3.3)	$(3.5\pm0.05)$	$(1.4 \pm 0.11)$	(4)	(8 ± 0.3)




www.fairchildsemi.com

5





www.fairchildsemi.com



www.fairchildsemi.com